

International Journal Of

Recent Scientific Research

ISSN: 0976-3031 Volume: 7(1) January -2016

DESIGN & OPTIMIZATION OF LOW POWER TURBO DECODER FOR WIRELESS SENSOR NETWORKS

> Lokesh S., Anto Bennet M., Tamilvalluvan B., Sankar Babu G and Janakiraman G



THE OFFICIAL PUBLICATION OF INTERNATIONAL JOURNAL OF RECENT SCIENTIFIC RESEARCH (IJRSR) http://www.recentscientific.com/ recentscientific@gmail.com



Available Online at http://www.recentscientific.com

International Journal of Recent Scientific Research Vol. 7, Issue, 1, pp. 8476-8479, January, 2016 International Journal of Recent Scientific Research

RESEARCH ARTICLE

DESIGN & OPTIMIZATION OF LOW POWER TURBO DECODER FOR WIRELESS SENSOR NETWORKS

Lokesh S¹., Anto Bennet M²., Tamilvalluvan B³., Sankar Babu G⁴ and Janakiraman G⁵

^{1,4}Department of Electronics and Communication Engineering, VELTECH, Avadi-Chennai-600062, Tamilnadu, India ²Department of Automobile Engineering, Dr. Mahalingam College of Engineering & Technology, Pollachi-642003, Tamilnadu, India

ARTICLE INFO

Article History:

Received 05th October, 2015 Received in revised form 08th November, 2015 Accepted 10th December, 2015 Published online 28st January, 2016

Key words:

Energy-efficient, error-correcting code (ECC), Log-BCJR algorithm, turbo code

ABSTRACT

In the Wireless Sensor Networks, turbo decoders have recently been considered for energyconstrain, since they facilitate low transmission energy consumption. However, in order to reduce the overall energy consumption, lookup table-log-BCJR (LUT-Log-BCJR) architectures having low processing energy consumption are required. In this proposed technique, the LUT-Log-BCJR architecture along with fundamental Add Compare Select (ACS) operations which performed by using a novel low-complexity ACS unit. The architecture employs an order of magnitude fewer gates than the most recent LUT-Log-BCJR architectures. The proposed technique will reduce nearly 10% of total power consumption.

Copyright © **Lokesh S** *et al.*, **2016**, this is an open-access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution and reproduction in any medium, provided the original work is properly cited.

INTRODUCTION

Wireless Sensor Networks (WSN) has gained growing research interest in the last years. It is shown that in WSNs the transmission energy can be lowered accepting to receive erroraffected data. In this case the receiver should embed error correction strategies to recover the original data [1,2]. In particular, the amount of energy spent to perform error correction should be significantly lower than the energy saved at the transmitter side.

As an example, an energy efficient error correction scheme for WSNs is proposed. In particular, the physical layer of the IEEE 802.15.4 standard is augmented introducing interleaving and forward error correction. Several classes of codes are investigated, including Reed–Solomon codes, convolution codes, turbo codes and Low-Density-Parity-Check (LDPC) codes [6,7]. Experimental results show that LDPC codes are good candidates for WSN applications as they feature a significant coding gain as compared with other codes. This motivates the employment of the lookup-table-log BCJR (LUT-Log-BCJR) algorithm in energy-constrained scenarios,

since it approximates the optimal Log-BCJR more closely than the Max-Log-BCJR and therefore does not suffer from the associated coding gain degradation. However, to the best of our knowledge, no LUT-Log-BCJR ASICs have been specifically designed for energy-constrained scenarios. Previous LUT-Log-BCJR turbo decoder designs were developed as a part of the on-going drive for higher and higher processing throughputs, although their throughputs have since been eclipsed by the Max-Log-BCJR architectures. This opens the door for a new generation of LUT-Log-BCJR ASICs that exchange processing throughput for energy efficiency. In the paper decompose the LUT-Log-BCJR architecture into its most fundamental add compare select (ACS) operations and perform them using a novel low-complexity ACS unit. We demonstrate that our architecture employs an order of magnitude fewer gates than the most recent LUT-Log-BCJR architectures, facilitating a 71% energy consumption reduction [3,4,5].

Existing System

The Wireless Sensor Networks (WSNs) can be considered to be energy constrained wireless scenarios since the sensors are operated for extended periods of time, while relying on

Department of Electronics and Communication Engineering, VELTECH, Avadi-Chennai-600062, Tamilnadu, India

batteries that are small, lightweight and inexpensive. The Max-Log-BCJR algorithm appears to lend itself to both highthroughput scenarios, as well as to the above-mentioned energy-constrained scenarios. This is because low turbo decoder energy consumption is implied by Max-Log-BCJR algorithm's low complexity. However, this is achieved at the cost of degrading the coding gain by 0.5 dB compared to the optimal Log-BCJR algorithm increasing the required transmission energy by 10%. As this disadvantage of the Max-Log-BCJR outweighs its attractively low complexity, when optimizing the overall energy consumption of sensor nodes that are separated by dozens of meters [8,9,10].

Proposed System

Propose a novel LUT-Log-BCJR architecture for energyconstrained scenarios, which avoids the wastage of energy that is inherent in the conventional architecture. Our philosophy is to redesign the timing of the conventional architecture in a manner that allows its components to be efficiently merged. This produces an architecture comprising only a low number of inherently low-complexity functional units, which are collectively capable of performing the entire LUT-Log-BCJR algorithm. Further wastage is avoided, since the critical paths of our functional units are naturally shortened equallylengthened, eliminating the requirement for additional hardware to manage them. Furthermore, our approach naturally results in a low area and a high clock frequency, which implies low static energy consumption.



The above which is the proposed ACS unit Shown in fig 1 it is used to function very efficiently and gives of parallel output. It consists of the registers in order to store the bits. A turbo encoder comprises a parallel concatenation of two convolutional encoders, each of which has a structure comprising m number of memory elements, where m=3 is used in the LTE encoders, for example.

Each encoder converts an uncoded bit sequence $b_1 = \{b_1, j\}_{j=1}^{N} = 1$ into the corresponding encoded bit sequence $b_{2=}\{b_2, j\}_{j=1}^{N} = 1$ where is the length of the input bit sequences. Correspondingly, Fig depicts a turbo decoder which comprises a parallel concatenation of two decoders, that employ the LUT-Log-BCJR algorithm. Rather than operating on bits, each LUT-Log-BCJR decoder processes Logarithmic Likelihood Ratios (LLRs), where each LLR b – ln (p (9b-0)) / (p(b-1)) quantifies the decoder's confidence concerning its estimate of a bit from the bit sequences and Each LUT-Log-BCJR decoder processes

two a priori LLR sequences, namely $b'_1 = \{b'_1, j\}_{j=1}^{N} = 1$ and $b'_{2=}\{b_2', j\}_{j=1}^{N} = 1$ which are converted into the extrinsic LLR sequence $b_1e_=\{b_1e, j\}_{j=1}^{N} = 1$ This extrinsic LLR sequence is iteratively exchanged with that generated by the other LUT-Log BCJR decoder, which is used as the a priori LLR sequence b'_1e in the next iteration.

The conventional LUT-Log-BCJR architecture, which employs the sliding-window technique, to generate the LLR sequence as the concatenation of equal-length sub-sequences. Each of these windows is generated separately, using a forward, a prebackward and a backward recursion.

Energy-Efficient LUT-LOG-BCJR

The proposed energy- efficient LUT-Log-BCJR architecture is unlike conventional architectures, it does not use separate dedicated hardware for the three recursions. Instead, our architecture implements the entire algorithm using ACS units in parallel, each of which performs one ACS operation per clock cycle. Furthermore, the proposed architecture employs a twin-level register structure to minimize the highly energyconsuming main-memory access operations. At the first register level, each ACS unit is paired with a set of general purpose registers R1, R2, and R3.

These are used to store intermediate results that are required by the same ACS unit in consecutive clock cycles. This motivates the employment of the lookup-table-log BCJR (LUT-Log-BCJR) algorithm in energy-constrained scenarios, since it approximates the optimal Log-BCJR more closely than the Max-Log-BCJR and therefore does not suffer from the associated coding gain degradation.

However, to the best of our knowledge, no LUT-Log-BCJR ASICs have been specifically designed for energy-constrained scenarios. Previous LUT-Log-BCJR turbo decoder designs were developed as a part of the on-going drive for higher and higher processing throughputs, although their throughputs have since been eclipsed by the Max-Log-BCJR architectures. This opens the door for a new generation of LUT-Log-BCJR ASICs that exchange processing throughput for energy efficiency shown in fig 2.



Controller Design

The proposed architecture can be readily applied to any LUT-Log-BCJR decoder, regardless of the corresponding convolution encoder parameters employed. This is achieved by specifically designing a controller for the LUT-Log-BCJR decoder. To exemplify this, we designed a controller for a sliding-window implementation of the LTE turbo code's LUT-Log-BCJR decoder, which corresponds to an encoder having memory elements. Since the proposed architecture employs parallel ACS units, it facilitates the parallel processing of or state metrics at a time.

Novel ACS Unit

We propose the novel low-gate-count ACS unit, which performs one ACS operation per clock cycle. A simpler ACS unit implementation is facilitated by this deliberately introduced inaccuracy, which can be trivially canceled out during the max^{*} calculation. The proposed architecture employs a twin-level register structure to minimize the highly energy-consuming main-memory access operations. At the first register level, each ACS unit is paired with a set of general purpose registers R1, R2, and R3. These are used to store intermediate results that are required by the same ACS unit in consecutive clock cycles.



The fig 3 shows the proposed ACS unit which is able to perform very efficiently. The above diagram which shows the architecture of the ACS unit. The registers Co,C1,C2 are used in order to the parallel output function of the proposed unit.

Performance of Analysis

Comparision Table

S.No	Parameters	Existing	Proposed
		Method	Method
1	Power consumption	High	Low
2	BandWidth	Low	High
3	Signal to Noise Ratio	Low	High
4	Distortion	High	Reduced
5	Circuit Complexity	High	Low
6	Buffer Size	High	Low
7	Accuracy	Low	High
8	Speed	Low	High

By using the ACS unit the power consumption is reduced and the area reduction is also efficiently done. The throughtput is in a considerable rate. The unit provides of more accuracy than the existing method. The distortion is also reduced shown in table 1.

Add compare select & acs unit



Fig 5 Output in hexadecimal

The paper demonstrates that the architecture employs an order of magnitude fewer gates than the most recent LUT-Log-BCJR architectures, facilitating a 71% energy consumption reduction. Compared to state-of-the-art maximum logarithmic Bahl-Cocke-Jelinek-Raviv implementations, our approach facilitates a 10% reduction in the overall energy consumption at ranges above 58 meters shown in fig 4&5.

CONCLUSION

Aiming for a high throughput, conventional LUT-Log-BCJR architectures may have designs requiring high chip areas and hence high energy consumptions. However, in energyconstrained applications, achieving a low energy consumption has a higher priority than having a high throughput. This motivated our low-complexity energy-efficient architecture, which achieves a low area and hence a low energy consumption by decomposing the LUT-Log-BCJR algorithm into its most fundamental ACS operations. The proposed architecture may be readily reconfigured for different turbo codes or decoding algorithms. The future work is to improve the throughput. The paper can be improved in less power consumption. It can also show its development in area reduction. The implement of the paper in many area are possible. There can be a improvement in reduction of the hardware.

References

 Dong Hyuk Woo and Nak Hee Seong(2013) 'Pragmatic Integration of an SRAM Row Cache in Heterogeneous 3-D DRAM Architecture Using TSV', Vol.21,No.1, pp.678-682.

- 2. Heather Hanson and Hrishikesh, M.S. (2003) 'Static Energy Reduction Techniques for Microprocessor Caches', Vol. 11, No. 3, pp.987-993.
- Markus Hutter, Johann Gro & Guy Armand, (2003), 'A scalable digit serial/parallel multiplier architecture for finite fields,' IEEE Trans. computers, Vol.22, No.33, pp.692-700.
- 4. Mohan, N and Manoj Sachdev (2009) Low-Leakage Storage Cells for Ternary Content Addressable Memories, Vol 17,No.5,pp.475-482.
- 5. Nitin Mohan and Wilson Fung (2009) 'A Low-Power Ternary CAM With Positive-Feedback Match-Line Sense Amplifiers', Vol.56, No.3, pp.23-27.
- 6. Nitin Mohan and Wilson Fung (2009) 'Functional Implementation Techniques for CPU Cache Memories', Vol.48, No.2, pp.65-71.

- 7. Oleksiy Tyshchenko and Ali Sheikholeslami(2008) 'Match Sensing Using Match-Line Stability in Content-Addressable Memories (CAM)', Vol.43, No.9, pp.1134-1139.
- Dr. AntoBennet, M, Sankar Babu G, Suresh R, Mohammed Sulaiman S, Sheriff M, Janakiraman G, Natarajan S, "Design & Testing of Tcam Faults Using T_H Algorithm", Middle-East Journal of Scientific Research 23(08): 1921-1929, August 2015.
- 9. Dr. AntoBennet, M "Power Optimization Techniques for sequential elements using pulse triggered flipflops", International Journal of Computer & Modern Technology, Issue 01, Volume01, pp 29-40, June 2015.
- Dr. AntoBennet, M, Manimaraboopathy M,P. Maragathavalli P, Dinesh Kumar T R, "Low Complexity Multiplier For Gf(2m) Based All One Polynomial", Middle-East Journal of Scientific Research 21 (11): 2064-2071, October 2014.

How to cite this article:

Lokesh S *et al*.2016, Design & Optimization of Low Power Turbo Decoder For Wireless Sensor Networks. *Int J Recent Sci Res.* 7(1), pp. 8476-8479.

